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Machine learning is currently driving a technological and
societal revolution. While programmable switches have been
proven to be useful for in-network computing, machine learn-
ing within programmable switches had little success so far.
Not using network devices for machine learning has a high
toll, given the known power efficiency and performance
benefits of processing within the network. In this paper,
we explore the potential use of commodity programmable
switches for in-network classification, by mapping trained
machine learning models to match-action pipelines. We in-
troduce IIsy, a software and hardware based prototype of
our approach, and discuss the suitability of mapping to dif-
ferent targets. Our solution can be generalized to additional
machine learning algorithms, using the methods presented
in this work.
1 INTRODUCTION
Machine learning (ML) is increasingly dominating digital as-
pects of our everyday life: from personalized online shopping,
through social networks to finance and trading. The systems
community is battling to support ML demands while facing
an increasing number of barriers: from the end of Moore’s
law [33, 39] and Dennard’s scaling [19] to the memory and
dollar walls [42]. These challenges have driven innovation
in hardware design for ML, including CPU optimization
(e.g., [6, 53]), GPU (e.g., [14]) and FPGA (e.g., [18, 21, 51])
solutions, and specialized processing ASIC [12, 26]. All forms
of ML acceleration receive considerable attention.
Networking has not escaped the ML trend, and ML is be-
ing used both for optimization and decision making (e.g., [13,
23, 52]). With the rise of programmable network devices,
one would have expected that in-network ML would gain
much traction. Not only has in-network computing demon-
strated superior performance [24, 25], but it is also power
efficient [50]. Still, in-network ML has eluded the network-
ing community. Indeed, it has been shown that network
devices can be used to improve distributed ML, for example,
through in-network aggregation [45], but this was not an
implementation of ML within a network device. Possibly the
first steps toward in-network inference were in N2Net [47]
and BaNaNa Split [43], which discussed the implementation
of neural networks within programmable network devices.
In this paper we focus on the following question: given
that ML training was already conducted, can we deploy the
trained model within programmable network devices? By that,
we focus on one specific aspect of ML, classification.
We concentrate our efforts on classification for ML infer-
ence that is not neural network based, and show that the
trained models for packet classification seamlessly map to
programmable data planes. The mapping enables traffic clas-
sification at line rate, and we find a balance between limited
resources, line rate, and classification accuracy. Furthermore,
we show that as long as the set of features is static, updates
to classification models can be deployed through the control
plane alone, without changes to the data plane.
In this paper, we make the following contributions:
• We demonstrate the mapping of four different trained
machine learning algorithms to amatch-action pipeline.
• We introduce software and hardware based prototypes
of a framework that automatically maps trained mod-
els to a match-action pipeline.
• We demonstrate in-network classification within a
hardware target and quantify resource requirements.
Ourwork is limited in scope.We do not explore allML algo-
rithms, or even the most popular ones, e.g., neural-networks
are beyond the scope of this work. We do not claim any con-
tribution in ML algorithms. Also, our approach is by design
limited in accuracy and in the types of features it can extract.
We believe our classification-focused contribution is the first
step toward more complex, dedicated implementations of in-
ference within network devices. Our code is available at [57].
1.1 Motivation
In-network ML, meaning running ML within network de-
vices, is an exciting prospect for multiple reasons. First,
switches offer very high performance. The latency through
a switch is in the order of hundreds of nanoseconds per
packet [3], while high-end ML accelerators operate at the
scale of tens ofmicroseconds tomilliseconds per inference [26,
36]. The same accelerators achieve 10-90TOPS/sec [26], while
a 16Tb/sec switch supports about fifteen billion packets
per second [31]. However, OPS/s are not directly mapped
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to packet rate, e.g., NVidia Tesla V100 will infer 10K im-
ages/sec [36], while it is possible to transmit the same im-
ages dataset through a switch at a rate of over 10M im-
ages/sec. Network switches’ power efficiency enables pro-
cessing 10M’s of packets perWatt[50], better thanmost accel-
erators, the absolute power consumption of a programmable
switch [3] is lower than current-day alternatives [26].
Switches have another advantage: being ideally placed for
some ML use-cases. The performance of distributed ML is
bounded by time required to get data to and from nodes. If
a switch can classify at the same rate that it carries packets
to nodes in a distributed system, then it will equal or out-
perform any single node. Outside the data center, switches
have further advantages. They can terminate data early, re-
ducing the load on the network, and supporting scalability
over time. Terminating data close to the edge saves power,
reduces load on infrastructure and improves user experience
thanks to reduced latency. Best of all, switches are already
deployed within the network, and do not require installing
additional hardware. As long as a switch can support both
ML and networking operations, it will provide a solution
cheaper than a system augmented with ML accelerators, and
will free up cycles on CPUs running ML applications.
In this work we focus only on classification. With the
amount of user-generated data continuously increasing, the
network becomes our first line of defense against the absurd
scale of data being streamed, exceeding ten zetabytes per
year [15]. The increased use of Internet of Things (IoT) is ex-
pected to lead to further data inflation, with much of this data
subject to classification. While today middleboxes can still
sustain the amount of processing required at the edge, they
are unlikely to continue and scale as data demand grows [60].
But what if we could run classification within the network,
before the data reaches its processing destination? We will
not only reduce processing loads, but also respond earlier
to events, terminating traffic close to the edge. Applications
such as autonomous cars and automated factories are just a
few of the latency critical applications [46] that will benefit.
Perhaps themost simple in-network classification example
to consider is the Mirai Botnet, which used embedded and
IoT devices to create a denial of service attack on selected
targets [2]. Would it have been possible to stop the attack
early on if edge devices had dropped all Mirai-related traffic
based on the results of ML-based inference, rather than using
“standard” access control lists? We discuss use-cases further
in § 6.3 and §7.
2 SWITCH AS A CLASSIFICATION
MACHINE
Commodity switches naturally act as classification machines.









Figure 1: The similarity between a decision tree and
a simple switch pipeline. Analogous components are
circled. M/A indicates match-action. The pipeline’s
output can be more than just a port assignment.
and while any switch-architecture applies, we maintain a
mental model of a programmable data plane, such as used
by P4 [8] or NPL [35].
As a new object (a packet) arrives, the first step is to extract
the relevant features from it. In a switch, this resembles
parsing the packet’s header. Each header’s field is, in fact, a
feature, and the header parser is the features extractor.
The next step in a classification process is to apply the
object’s features to a trained ML model. In the case of a
layer 2 Ethernet switch, this model takes the form of a non-
binary decision tree, of one level. The feature used in the
root’s split is the destination MAC address. By accessing the
MAC address table in the switch, the object’s (packet) feature
(destination MAC address) is finding the right branch. Once
the appropriate branch is found, the object is assigned to a
class, meaning the packet is assigned to an output port. We
illustrate this similarity in Figure 1.
A layer 2 Ethernet switch can be represented also by more
complex decision trees. One example would be checking
that the source port is not identical to the destination port,
and dropping the packet if the values are identical. In a
decision tree, this will translate to adding another level, and
an additional class (drop).
3 KEY INSIGHTS
One of the reasons machine learning algorithms have not
been implemented within network devices to date, is the
implementation complexity of the mathematical operations
required. Implementing in switch hardware operations such
as addition, xor or bit shifting is easy, but operations such as
multiplication1, polynomials or logarithms cannot be pipeli-
ned well, may add latency of affect throughput. However,
while switches do not support operations such as loд(x) or
loд(y), once loд(x) and loд(y) are known, operations such as
loд(x × y) can be easily done.
1P4 supports multiplication, but allows the architecture to impose limita-
tions, such as multiplying only by a power of two
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We do not try to implement mathematical operations
within the switch. Instead, we build upon a common practice
in programmable hardware (e.g., FPGA) and high perfor-
mance computing: we use look up tables to store the results
of calculations, or the equivalent of the results. Look up ta-
bles are a perfect fit to the match-action paradigm used by
programmable switches.
In practice, implementation is not as easy as it sounds.
Hardware switches have a finite amount of resources, and
one cannot store an infinite size table to support all possible
values. A solution we adopt in this work is not to store any
potential value in the table, and be willing to lose some accu-
racy for the price of feasibility. We further save memory by
storing classification results or codes (§5) rather than com-
putation results, allowing us a more efficient use of ternary
and longest prefix match (LPM) tables.
A second insight, already mentioned, is that switches are
already set up as classification machines, with the parser
acting as a features extraction module, and the match-action
pipeline as a means to make the classification.
In many switch architectures only part of the packet goes
through the programmable data plane, and the rest is buffer-
ed [8]. To process an entire packet, one solution is packet re-
circulation, with the packet (and features) being fragmented
to header-size data units, and iteratively going through the
pipeline. This approach degrades throughput, and requires
adjustments to maintain metadata, but may still performwell
in networks with low utilization or sufficient speed-up.
4 REALISTIC RESOURCE ALLOCATION
So far we have discussed the key insights enabling the ofmap-
ping classification algorithms to a match-action pipeline. In
this section, we take a more realistic approach to in-network
classification, considering commodity switches’ limitations.
First, we note that switches are likely not to do only classi-
fication, but also, importantly, switching. It is thus expected
that until we consider switching and other switch function-
ality an act of machine learning, that significant resources
will be taken up by fundamental networking functionality.
Second, all the in-network classification solutions pre-
sented above share an important property: they don’t require
any externs, meaning no target-specific functionality is
required. This pure match-action implementation enables
porting between different targets, and means that a solution
is not locked to a single platform.
We observe that today’s programmable switches, support
an order of 12 to 20 stages per pipeline, with multiple (e.g.,
four) pipelines per device [3, 34], setting an upper bound on
the supported functionality. The tables’ memory is likely to
be in the order of hundreds of megabits [9], possibly divided
across multiple pipelines. Last, a parser can extract only
a limited number of headers, likely of the same order as
the depth of the pipeline, therefore in some classification
implementations the number of features will be of the same
scale as the number of classes. On the other hand, the width
of the features can be substantial, e.g. IPv6 address is 128 bit
wide. It is unrealistic to expect tables of depth 2128. Tables are
therefore not expected to be deep proportionally to the key’s
width, but proportionally to the network’s size (in a switch)
or classification problem (for in-network classification).
In practical terms, usingmultiple features as the key to a ta-
ble will not be easily feasible: silicon vendors have struggled
to implement lookup tables for IPv6’s 128b addresses, with
current state-of-the-art memory depth reaching 300K-400K
entries [4, 5]2, thus anything significantly (e.g., > ×10) larger
than that can be considered impractical. However, assuming
128b is a feasible key width opens up significant opportuni-
ties: as TCP source and destination port are represented by
16-bit each, flags are often just a few bits, and EtherType is
16-bit as well, multiple features can be concatenated into a
single key without reaching the width of an IPv6 address.
We avoid setting bounds on the amount of resources re-
quired to implement different algorithms, as such bounds
will bear little resemblance to reality. For example, if a key
to a table is of width w , the depth of the table will be 2w
only if the table is direct-mapped, in which case it can be
implemented as a simple memory and needs to store only the
action. The use of exact match, LPM and range-type tables
is intended specifically to avoid the table-depth requirement,
yet it leads to an increased table-width (key width plus action
width). We discuss this further in §6.3.
One way to increase the number of features (or classes)
used in the classification is by concatenatingmultiple pipelines,
where the output of one pipeline is feeding the input of the
next pipeline. This approach will face two challenges. First,
it will reduce the maximum throughput of the device, by a
factor of the number of concatenated pipelines. Second, the
metadata we use to carry information between stages is not
shared between pipelines 3, and information may need to be
embedded in an intermediate header.
5 FROMML TO MATCH-ACTION
In this work, we adopt the P4 approach to programmable data
planes [8], assuming a general pipeline model in the form
of PISA or RMT [9]. We explore packet classification using
four algorithms, both supervised and unsupervised: decision
trees, K-means, SVM and Naïve Bayes. These algorithms are
chosen because of the differences between them, and the
results can be generalized. Neural-networks are beyond the
scope of this work. Table 1 summarizes our approach.
2Some ASICs support >1M entries.
3This is architecture and implementation dependent
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5.1 Decision Trees
A decision tree can be intuitively mapped to a match-action
pipeline. In every stage,a set of conditions are applied to a
feature, and their results lead to different branches of the
tree. As conditions are simple operations, they can be imple-
mented in P4. This approach is wasteful, as the tree depth
and conditions define the number of stages in the pipeline.
We propose a different approach, more suitable for match-
action pipelines (Table 1.14): the number of stages imple-
mented in the pipeline equals the number of features used
plus one. In every stage, we match one feature with all its
potential values. The result (action) is the encoded into a
metadata field, and indicates a branch taken in the tree. The
last stage within the pipeline takes the coded fields of all fea-
tures from the metadata bus, and maps (matches) the value
to the resulting leaf node.
Decision trees can be implemented using range-type ta-
bles [37], but those are not available on many hardware
targets. If the number of feature values is known and limited,
using exact match tables instead may be feasible. Alterna-
tively, ternary and LPM tables can be used, breaking a range
into multiple entries, consequently increasing the resource
consumption (compared to range-type tables), but providing
a feasible path for usage.
5.2 SVM
A second supervised algorithm, support vector machine
(SVM), uses hyperplanes to separate classes. The output of a
training process takes the form of multiple equations, where
each equation represents an hyperplane5:
a1x1 + b1x2 + ...z1xn + d1 = 0
a2x1 + b2x2 + ...z2xn + d2 = 0
...
amx1 + bkx2 + ...zmxn + dm = 0
where n is the number of features, k is the number of classes
andm = k ∗ (k − 1)/2.
One approach to SVM (Table 1.2) implements m tables,
each table dedicated to a hyperplane, and indicating onwhich
side of a hyperplane is a given input. The key used to access
the match-action table is the set of features, and to avoid
complex operations, the action is the “vote”. A “vote” is a
one-bit value mapped to the metadata bus that indicates if
the input belongs within or outside a hyperplane. Once an
input is matched against allm tables, all the “votes” (the sum
of the metadata bus, across classes) are counted, and the class
with the highest count of “votes” is the classification’s result.
A second approach (Table 1.3) is to dedicate a table per
feature, where the output of the table is a vector of the form
4We use the notation Table 1.i to refer to entry i in Table 1.
5We indicate linearity for presentation only
a1x1,a2x1, ...amx1. At the end of the match-action pipeline,
the value of each hyperplane is calculated as the sum of
all vectors, and a decision is taken. This approach requires
smaller tables, but is limited: the values in the generated
vectors have a limited accuracy (e.g., float cannot be repre-
sented), and may require a lot of bits. In addition, significant
logic (sum operations) may be required at the end of the
match-action pipeline.
5.3 Naïve Bayes
Our exploration of the supervised Naïve Bayes classifier [30]
assumes a Gaussian distribution of independent features [20].
Related methods which may be more accurate for network
traffic classification, such as kernel estimation [32], will fol-
low similar implementation concepts. Under this assumption,
















Given a k classification problem, wheren features are used,
there are k ×n pairs of (µy ,σy ). A naive implementation (Ta-
ble 1.4) would use k×(n+1)match-action tables, to calculate
for k classifications n probabilities, plus the product of all n
calculated probabilities of that class. This process is not only
wasteful, but is also hard to approximate in hardware when
the probabilities are small.
A second approach (Table 1.5) uses one table per class,
with all the features as the key. Instead of returning a float
value as the classification’s probability, the returned value
is an integer value that symbolizes the probability. As long
as similar values are used to symbolize probabilities across
tables (different classifications), this approach yields accurate
results. The downside here is the size of the required table:
it uses a very wide key (a form of concatenation of all input
features values), and its depth is proportional to this width.
5.4 K-means
K-means clustering is an example of unsupervised learning.
For k classes it provides k centers of clusters, each composed
of n coordinate values, one per feature. The distance of a
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where x1 to xn are the values of the features. An input will be
classified to the cluster to which it has the lowest distance.
For choosing a cluster based on shortest distance, it is
sufficient to consider the square distances. One of the options
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Classifier A table per... Key Action Last stage
1. Decision Tree (1) Feature Feature’s value Feature’s code word Table, Decoding code words
2. SVM (1) Class (hyperplane) All features Vote Logic/table, Votes counting
3. SVM (2) Feature Feature’s value Calculated vector Logic, hyperplanes calculation
4. Naïve Bayes (1) Class & feature Feature’s value Probability Logic, highest probability
5. Naïve Bayes (2) Class All features Probability Logic, highest probability
6. K-means (1) Class & feature Feature’s value Square distance Logic, overall distance
7. K-means (2) Cluster All features Distance from core Logic, distance comparison
8. K-means (3) Feature Feature’s value Distance vectors Logic, overall distance
Table 1: Differentmanners of implementing in-network classificationwithin amatch-action pipeline. Logic refers
only to addition operations and conditions.
(Table 1.7) is to use a table per cluster, with the key being all
features. This approach requires less tables, compared with
a table per cij coordinate (Table 1.6), but instead uses much
deeper and wider tables. A different approach (Table 1.8) uses
one table per feature, and its action assigns to the metadata
bus a set of distance values on a single axis, one per cluster.
In this approach, the last stage both adds up the distance
vectors and classifies to the smallest one.
Feasibility. Based on §4 and Table 1, our understanding
of real-world switches indicates the feasibility and limita-
tions of each implementation approach. Implementations
46 (Naïve Bayes) and 6 (K-means) will be both very limited.
Even in a data-plane dedicated only to classification, it is
not practical to use more than 4-5 features and 4-5 classes
without exceeding the available number of stages, or alter-
natively, 2 classes and 10 features (and vice versa). Other
methods provide more flexibility: supporting up to 20 classes
or features. Classifiers 1 (Decision Tree), 3 (SVM) and 8 (K-
means) will provide the best scalability, as a combination of
number of tables, key’s width and action’s width.
6 PROTOTYPE AND EVALUATION
We implement IIsy, In-network Inference made easy, as a
prototype of our observations. Our framework includes a
software-based implementation, demonstrating the ability
to automatically map classification algorithms to network
devices, and a hardware-based implementation, exploring
resource requirements and performance.
IIsy has three components. First, a machine learning train-
ing environment. Second, a programmable data plane within
a network device, and third, a control plane used for mapping
the trained algorithm to the network device. The framework
is illustrated in Figure 2.















Figure 2: High level architecture of IIsy. IIsy’s compo-
nents are in white. External components are in grey.
We use Scikit-learn [40] as a training environment. While
the input to the training can be any dataset, we use labelled
packet traces as our input, to illustrate realistic traffic scenar-
ios. Scikit-learn is selected for ease of use, and be replaced
by other training environments, as long as their outputs can
be converted to a text format matching our control plane.
6.1 Software-based prototype
Our software-based prototype implements the data plane in
P4 using the v1model architecture. P4Runtime [38] is used
for the control plane. We use bmv2 and mininet as for testing.
We write a P4 program per use-case. A use-case refers to a
pair of parameters: the machine learning algorithm used, and
the expected network traffic. The network traffic dictates the
design of the data-plane’s parser (i.e., which headers need to
be parsed) and the machine learning algorithm defines the
match-action design that needs to be implemented.
A python script is used to generate the control plane. We
take the output of the ML training stage, and convert the
parameters to table-writes to the match-action pipeline, us-
ing P4runtime. This stage is, despite its simplicity, the most
important stage: it enables us to change the network devices’
operation, and implement different classification rules with-
out changing the P4 program, as long as the type of machine
learning model and the set of features used do not change.
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6.2 Hardware-based prototype
IIsy’s hardware prototype is implemented over NetFPGA
SUME [59] using the P4→NetFPGA workflow [22]. Cur-
rently, P4→NetFPGA does not support P4runtime, and we
implement the control plane configurations using the P4→Ne-
tFPGA control plane interface. Our hardware implementa-
tion mainly explores the feasibility of porting to hardware
targets and the classification rate.We use a P4 program that is
very similar to the software-based prototype, but with minor
hardware-target alterations: range-type tables are replaced
by exact-match or ternary tables, and the syntax is adapted
to the P4→NetFPGA workflow requirements. Another dif-
ference from our software implementation is that the archi-
tecture used by P4→NetFPGA is SimpleSumeSwitch [22].
For the performance evaluation we use OSNT, an open
source network tester [1] for traffic generation at line rate
(4×10G), and for latency measurements. As OSNT can replay
limited size packet traces, functional testing using large trace
files is done using tcpreplay over a standard X520 NIC.
6.3 Example: IoT Traffic
IoT is a driving use-case for in-network classification, as
noted in §1. We use pcap traces of IoT devices released by
Sivanathan et al. [48] as our dataset. Our goal is to demon-
strate using IIsy to classify incoming traffic by device-type.
We divide the monitored devices to five classes: static
smart-home devices (e.g., power plug), sensors (e.g., weather
sensor), audio (e.g., smart assistants), video (e.g., security
camera), and “others”. We pick classes that can be mapped
to different quality of service groups: from high bandwidth
(video) to best effort (“others” class). A set of 11 features is se-
lected for the evaluation, such as EtherType, IP protocol and
flags and TCP ports. All the features are directly extracted
from the packet’s header. We do not use identifiable informa-
tion such as MAC or IP address, which may both skew our
results (as the devices have fixed addresses), and as we wish
to show that classification can be deployed independently of
address-based match-action practices.
Table 2 summarizes the dataset’s properties. For six of the
features, only a small number of values exists in the dataset,
meaning that very small tables, or even registers, may suffice
to hold their computed values. A table holding packet sizes
will still fit within a standard lookup table [56]. Using exact
match tables for TCP and UDP port numbers is feasible, but
comes at a high cost on FPGA targets: each such table will
consume close to 2Mb of memory [56], and may not allow
to meet timing constraints. For this reason, we use ternary
tables, allowing to match over a range of values.
Our choice of eleven features will fit devices such as Bare-
foot Tofino, where using a table per feature, and one decision
table, equals the number of stages in the pipeline [3, 34]. We
Feature Unique Values Class Num. Packets
Packet Size 1467 Static devices 1,485,147
Ether Type 6 Sensors 372,789
IPv4 Protocol 5 Audio 817,292
IPv4 Flags 4 Video 3,668,170
IPv6 Next 8 Other 17,472,330
IPv6 Options 2
TCP Src Port 65536
TCP Dst Port 65536
TCP Flags 14
UDP Src Port 43977
UDP Dst Port 43393
Table 2: Selected properties of the IoT training dataset
expect future work to explore more complex features, as well
as a larger number of them (See §7), and the implementation
feasibility over NetFPGA platform. Exploring optimal fitting
of rules to tables is also beyond the scope of this paper, and
was extensively studied (e.g., [10, 11, 27]).
We train our models using Scikit-learn, and also obtain
model’s statistics. We validate the classification based on
mapping to ports. Our goal is that the switch’s classification
output will match the model’s classification result.
We implement all four models in IIsy, one approach per
model, and evaluate functionality and resource consumption.
Our performance test measures throughput and latency, and
is conducted for the decision tree implementation.
A summary of the resources required to implement the
models on the NetFPGA platform [59] is provided in Table 3.
Utilization figures refer to the Virtex-7 690T FPGA used
on the board, providing a relative comparison between the
different methods. We use small tables of 64 entries, except
for the last (decision) table, which uses exact match and is
set to the number of possible options. Tables of 512 entries
fit on the FPGA, but fail to close timing at 200MHz.
A look at the small size tables provides interesting insights.
For example, for the decision tree, between two and seven
match ranges are required per feature, and those fit into
the tables consuming no more than 47 entries, a significant
saving from 64K potential values (e.g., TCP port). In contrast,
models that use multiple features as a key to the table are
much harder to map to table entries, and require reordering
of bits between features (interleaving most significant bits
first, and least significant last) to enable matching across
ranges. As can be expected, 64 entries are not sufficient for a
match without loss of accuracy.
The most accurate implementation uses a decision tree. A
trained model with a tree depth of 11 achieves an accuracy
of 0.94, with similar precision, recall and F1-score. Reducing
the tree depth decreases the prediction’s accuracy by 1%-2%
with every level. On NetFPGA we implement a pipeline with
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Model # tables Logic Util. Memory Util.
Reference Switch 3 15% 33%
Decision Tree 6 27% 40%
SVM (1) 11 34% 53%
Naïve Bayes (2) 5 30% 44%
K-means 5 30% 44%
Table 3: Resource utilization of in-network classifica-
tion implementations on NetFPGA-SUME.
just five levels, with accuracy and F1-score of approximately
0.85. Consequently, only five features are required. As a re-
minder, our goal is not to find an optimal traffic classification
model, but to conduct classification that is as accurate as the
trained model. The accuracy of the implementation is eval-
uated by replaying the dataset’s pcap traces and checking
that packets arrive at the ports expected by the classification.
Our classification is identical to the prediction of the trained
model. We further evaluate the performance of the imple-
mentation, using OSNT, and verify that we reach full line
rate. The latency of our design (which is toolchain-version
dependent) is 2.62µs (±30ns), on a par with reference (non-
ML) P4→NetFPGA designs with a similar number of stages.
7 DISCUSSION
In-NetworkComputing: In-network classification is a class
of in-network computing. While in this work we take in-
network computing for granted, following several high-profile
works (e.g., [24, 25, 44]), this research area is still considered
controversial and immature [7, 41]. One important challenge
is that in-network computing consumes resources other-
wise required for networking purposes. Using a switch as a
network-attached accelerator, will maintain the throughput
benefits without sharing resources, but will require power
and space that come almost for free when the computing is
done as part of a packet’s network traversal.
Feature Extraction: In our prototype we mostly used
features extracted from packet headers. Examples such as
cache queries [50] or DNS requests [55] can be similarly ex-
tracted. Features such as queue size may be available through
the pipeline’s metadata bus, but are architecture specific. Ex-
tracting features that require state, such as flow size, is possi-
ble [29, 49] but requires using e.g., counters or externs, and
may be target-specific. Many ML models require complex
features that it may not be possible to extract on a switch.
Performance and Scalability:Our implementation uses
only match-action tables, without complex operations. Con-
sequently, on hardware targets, the performance of IIsy will
be similar to the platform’s packet processing rate. While
IIsy scales in throughput, it may not scale with features-
number or values-per-feature. This is a property that varies
between hardware targets (§4). The solution that we offer
trades classification’s precision for resources, where classes
that are expected to have lower precision are tagged for
further processing by a host, similar to [54].
Switch ASIC: Porting IIsy to commercial switches is left
to future work. Discussions with switch vendors indicate
that it is feasible, and likely to achieve line rate performance.
Use Cases: The most expected use cases of IIsy are net-
work traffic related, such as traffic classification [32], as IIsy
proposes a means to handle traffic-volume scalability chal-
lenges [16]. Related use cases include traffic filtering and
mitigation of distributed denial of service attacks. Conges-
tion control is another likely use case, with features such as
queue size readily available on some hardware targets.
8 RELATEDWORK AND CONCLUSION
Recent years have seen a surge in research within the inter-
section of ML and networking. This ranged from network
traffic classification [17, 32, 58] to using ML for scheduling
and congestion control [23, 52]. ML frameworks are being
accelerated using network devices [18, 44], either as param-
eters servers or to aggregate and multicast traffic [28, 45].
The implementation of inference within network devices
is still in its infancy. N2Net [47] and BaNaNa Split [43] have
demonstrated implementations of binary neural networks
within network devices and analyzed processing and com-
munications overheads. Li [28] proposed an implementation
of reinforced learning within a switch, but used a bespoke
acceleration module. This paper is complementary to these
works, discussing non-neural networks ML algorithms.
In this paper, we have introduced IIsy, a framework for
in-network classification. We have mapped both supervised
and unsupervised algorithms to a match-action pipeline, and
discussed the applicability of such implementations. Our
prototypes are implemented both in software and hardware,
and achieve full line rate classifying real world traces. This
is but the first step in implementing ML within network
devices, and In-network training is the next big challenge.
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